

# M.2 2242 PCIe/NVMe SSD 720-D Datasheet

(SQF-C4Mxx-xxxGDEDx) (M Key)

REV 1.9 Page 1 of 23 Jul. 09, 2024





# **CONTENTS**

1. Overview	4
2. Features	
3. Specification Table	6
4. General Description	
5. Pin Assignment and Description	
6. NVMe Command List	
7. Identify Device Data	
8. SMART Attributes	
9. System Power Consumption	
10. Physical Dimension	
Appendix: Part Number Table	



#### **Revision History**

Rev.	Date	History
1.0	2021/11/11	1. Preliminary
1.1	2021/12/21	Add performance, consumption and TBW
1.2	2022/2/18	Correct PN typo
1.3	2022/6/20	Add minus temperature solution
1.4	2022/8/1	1. Add sTLC solution
1.5	2022/9/30	Update endurance information
1.6	2023/1/18	Add rating current information
1.7	2023/1/31	Update temperature description
1.8	2023/8/10	Update TBW for sTLC
1.9	2024/07/09	Modify SMART information

Advantech reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Advantech is believed to be accurate and reliable. However, Advantech does not assure any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



#### 1. Overview

Advantech SQFlash 720-D series M.2 2242 (M Key) PCle/NVMe SSD (Solid State Drive) delivers all the advantages of flash disk technology with PCle Gen3 x4 interface and is fully compliant with the standard Next Generation Form Factor (NGFF) called M.2 Card Format. SQF-C4M M.2 2242 offers up to 2048GB and its performance can reach up to 2450 MB/s read and 1900 MB/s write based on Kioxia 3D TLC/ sTLC flash. Moreover, the power consumption of SQF-C4M M.2 2242 is much lower than traditional hard drives, making it the best embedded solution for new platforms.

REV 1.9 Page 4 of 23 Jul. 09, 2024



#### 2. Features

#### ■ PCle Interface

- Compliant with NVMe 1.3
- PCI Express Base 3.1
- PCle Gen 3 x 4 lane & backward compatible to PCle Gen 2 and Gen 1
- Support up to QD 128 with queue depth of up to 64K
- Support power management (optional)
- Operating Voltage: 3.3V
- Support LDPC of ECC algorithm
- Support SMART and TRIM commands

#### ■ Temperature Ranges¹

- Commercial Temperature
  - 0°C to 70°C for operating
  - -40°C to 85°C for storage
- Minus Temperature
  - -20°C to 85°C for operating
  - -40°C to 85°C for storage
- Industrial Temperature
  - -40°C to 85°C for operating
  - -40°C to 85°C for storage

\*Note: 1. Based on SMART Attribute (Byte index [2:1] of PCIe-SIG standard, which measured by thermal sensor

#### ■ Mechanical Specification

- Shock: 1,500G / 0.5ms

Vibration: 20G / 80~2,000Hz

#### Humidty

Humidity: up to 95% on 40°C

■ Acquired RoHS、WHQL、CE、FCC Certificate

■ Acoustic: 0 dB

■ Dimension: 42.0 mm x 22.0 mm x 3.5 mm



### 3. Specification Table

#### **■** Performance

		•	Performance 3/sec)	Random Pe (IOPS	erformance @4K)
		Read	Write	Read	Write
	128 GB	1,150	550	95K	120K
0D TI 0	256 GB	2,300	1,100	160K	240K
3D TLC (BiCS5)	512 GB	2,400	1,700	230K	390K
(DICCO)	1 TB	2,450	1,900	250K	390K
	2 TB	2,450	1,900	250K	420K
	32 GB	1,150	550	95K	120K
3D sTLC (BiCS5)	64 GB	2,300	1,100	160K	230K
	128 GB	2,450	1,800	230K	390K
	256 GB	2,500	1,950	250K	410K
	512 GB	2,500	1,950	250K	410K

<sup>\*</sup> subject to change based on firmware migration.

#### NOTES:

- 1. The performance was estimated based on Kioxia 3D TLC BiCS5 flash.
- 2. Performance may differ according to flash configuration and platform.
- 3. The table above is for reference only. The criteria for MP (mass production) and for accepting goods shall be discussed based on different flash configuration



#### Endurance

JEDEC defined an endurance rating TBW (TeraByte Written), following by the equation below, for indicating the number of terabytes a SSD can be written which is a measurement of SSDs' expected lifespan, represents the amount of data written to the device.

#### TBW = [(NAND Endurance) x (SSD Capacity)] / WAF

• NAND Endurance: Program / Erase cycle of a NAND flash.

SLC: 100,000 cyclesUltra MLC: 30,000 cycles

o MLC: 3,000 cycles

o 3D TLC (BiCS3/ BiCS4/BiCS5): 3,000 cycles

3D sTLC (BiCS4): 30,000 cycles3D sTLC (BiCS5): 50,000 cycles

• SSD Capacity: SSD physical capacity in total of a SSD.

• WAF: Write Amplification Factor (WAF), as the equation shown below, is a numerical value representing the ratio between the amount of data that a SSD controller needs to write and the amount of data that the host's flash controller writes. A better WAF, which is near to 1, guarantees better endurance and lower frequency of data written to flash memory.

#### WAF = (Lifetime write to flash) / (Lifetime write to host)

Endurance measurement is based on JEDEC 219A client workload and verified with following workload conditions,

PreCond%full = 100%

• Trim commands enabled

• Random data pattern.

	WAF	твw
	WAF	3D TLC (BiCS5)
128 GB	3.5	110
256 GB	3.2	240
512 GB	2.9	520
1 TB	2.7	1120
2 TB	2.5	2400

	\A/ A F	TBW
	WAF	3D sTLC (BiCS5)
32 GB	1.8	1000
64 GB	1.6	2500
128 GB	1.4	5500
256 GB	1.2	13000
512 GB	1.2	26000



#### 4. General Description

#### **■** Error Correction Code (ECC)

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, SQF-C4M 720-D applies the LDPC algorithm, which can detect and correct data errors even with the latest 3D TLC technology to ensure data being read correctly, and protects data from corruption.

#### ■ Wear Leveling

NAND flash devices can only undergo a limited number of program/erase cycles, when flash media is not used evenly, some blocks get updated more frequently than others and the lifetime of device would be reduced significantly. Thus, wear leveling is applied to extend the lifespan of NAND flash by evenly distributing write and erase cycles across the media.

SQFlash 720-D series provides advanced wear leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static wear leveling algorithms, the life expectancy of the NAND flash is greatly improved.

#### ■ Bad Block Management

Bad blocks are blocks that do not function properly or contain more invalid bits causing stored data unstable, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as "Early Bad Blocks". Bad blocks that are developed during the lifespan of the flash are named "Later Bad Blocks". SQFlash 720-D series implements an efficient bad block management algorithm to detect the factory-produced bad blocks and manages bad blocks that appear with use. This practice prevents data being stored into bad blocks and further improves the data reliability.

#### ■ Power Loss Protection: Flush Manager

Power Loss Protection is a mechanism to prevent data loss during unexpected power failure. DRAM is a volatile memory and frequently used as temporary cache or buffer between the controller and the NAND flash to improve the SSD performance. However, one major concern of the DRAM is that it is not able to keep data during power failure. Accordingly, SQFlash SSD applies the Flush Manager technology, only when the data is fully committed to the NAND flash will the controller send acknowledgement (ACK) to the host. Such implementation can prevent false-positive performance and the risk of power cycling issues.

In addition, it is critical for a controller to shorten the time the in-flight data stays in the controller internal cache. Thus, SQFlash applies an algorithm to reduce the amount of data resides in the cache to provide a better performance. With Flush Manager, incoming data would only have a "pit stop" in the cache and then move to NAND flash directly. Also, the onboard DDR will be treated as an "organizer" to consolidate incoming data into groups before written into the flash to improve write amplification.

#### ■ TRIM

TRIM is a feature which helps improve the read/write performance and speed of solid state drives (SSD). Unlike hard disk drives (HDD), SSDs are not able to overwrite existing data, so the available space gradually becomes smaller with each use. With the TRIM command, the operating system can inform the SSD so that blocks of data that are no longer in use can be removed permanently. Thus, the SSD will perform the erase action, which prevents unused data from occupying blocks at all time.

#### ■ SMART

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is an open standard that allows a solid state drive to automatically detect its health and report potential failures. When a failure is recorded by SMART, users can choose to replace the drive to prevent unexpected outage or data loss. Moreover, SMART can inform users impending failures while there is still time to perform proactive actions, such as save data to another device.



#### ■ Over-Provision

Over Provisioning refers to the preserving additional area beyond user capacity in a SSD, which is not visible to users and cannot be used by them. However, it allows a SSD controller to utilize additional space for better performance and WAF. With Over Provisioning, the performance and IOPS (Input/Output Operations per Second) are improved by providing the controller additional space to manage P/E cycles, which enhances the reliability and endurance as well. Moreover, the write amplification of the SSD becomes lower when the controller writes data to the flash.

#### ■ Thermal Throttling

The purpose of thermal throttling is to prevent any components in a SSD from over-heating during read and write operations. Thermal Throttling function is for protecting the drive and reducing the possibity of read / write error due to overheat. The temperature is monitored by the thermal sensor. As the operating temperature continues to increase to the shold temperature, the Thermal Throttling mechanism is activated. At this time, the performance of the drive will be significantly decreased to avoid continuous heating. When the operating temperature falls below the shold temperature, the drive can resume to normal operation.

#### Advanced Device Security Features

#### Advanced Encryption Standard (AES)

An AES 256-bit encryption key is generated in the drive's security controller before the data gets stored on the NAND flash. When the controller or firmware fails, the data that is securely stored in the encryption key becomes inaccessible through the NAND flash.

#### OPAL 2.0 support

SQFlash 720-D series supports standard OPAL 2.0 function for advance Self-Encryption Drive (SED) feature sets. Advantech provides also user friendly interface for setting disk / system bonding to prevent SSD be used in non-authorized platforms, which is called Flash Lock function.

#### Secure Erase Function


SQFlash 720-D series supports standard NVMe command for secure erase function; when the SSD controller receive the secure erase command, the erase process will reset all blocks and erase all of the user data in the SSD.

#### Sanitize Fucntion

SQFlash 720-D series default implement NVMe Sanitize Device Feature set, which supports the command set of Block Erase, Overwritten and Crypto Scramble. With the internal AES encryption support, the Crypto Scrambel process will start with resetting AES key. By doing so, existing data will be scrambled within 10ms and cannot be recovered anymore. Moreover, erase flag is set when erase function is triggered, which will ensure the whole erase process can be 100% completed. Even there's power interrupt, after power resume, erase operation will be resume right away as well.



#### ■ Block Diagram



#### **■ LBA value**

Density	LBA
32 GB	62,533,296
64 GB	125,045,424
128 GB	250,069,680
256 GB	500,118,192
512 GB	1,000,215,216
1 TB	2,000,409,264
2 TB	4,000,797,360



# 5. Pin Assignment and Description

#### ■ Interface Pin Assignments

Below table defines the signal assignment of the internal NGFF connector for SSD usage, described in the PCI Express M.2 Specification version 1.0 of the PCI-SIG.

	Pin No.	PCIe Pin	Description
2   3.3V   3.3V source   3   GND   Ground   4   3.3V source   5   PETn3   PCIe TX Differential signal defined by the PCI Express M.2 sp   6   NC   No connect   7   PETp3   PCIe TX Differential signal defined by the PCI Express M.2 sp   8   NC   No connect   Ground   Grou	1	GND	Ground
3			
4         3.3V         3.3V source           5         PETn3         PCle TX Differential signal defined by the PCI Express M.2 sp           6         NC         No connect           7         PETp3         PCle TX Differential signal defined by the PCI Express M.2 sp           8         NC         No connect           9         GND         Ground           10         LED1#         Open drain, active low signal. These signals are used to allow add-in card to provide status indicators via LED devices that will provided by the system.           11         PERn3         PCle RX Differential signal defined by the PCI Express M.2 sp           12         3.3V         3.3V source           13         PERp3         PCle RX Differential signal defined by the PCI Express M.2 sp           14         3.3V         3.3V source           15         GND         Ground           16         3.3V         3.3V source           17         PETn2         PCle TX Differential signal defined by the PCI Express M.2 sp           18         3.3V         3.3V source           19         PETp2         PCle TX Differential signal defined by the PCI Express M.2 sp           20         NC         No connect           21         GND         Ground			
5         PETn3         PCIe TX Differential signal defined by the PCI Express M.2 sp           6         NC         No connect           7         PETp3         PCIe TX Differential signal defined by the PCI Express M.2 sp           8         NC         No connect           9         GND         Ground           10         LED1#         Open drain, active low signal. These signals are used to allow add-in card to provide status indicators via LED devices that will provided by the system.           11         PERn3         PCIe RX Differential signal defined by the PCI Express M.2 sp           12         3.3V         3.3V source           13         PERp3         PCIe RX Differential signal defined by the PCI Express M.2 sp           14         3.3V         3.3V source           15         GND         Ground           16         3.3V         3.3V source           17         PETn2         PCIe TX Differential signal defined by the PCI Express M.2 sp           18         3.3V         3.3V source           19         PETp2         PCIe TX Differential signal defined by the PCI Express M.2 sp           20         NC         No connect           21         GND         Ground           22         NC         No connect			
6 NC PETp3 PCIe TX Differential signal defined by the PCI Express M.2 sp 8 NC Ground 9 GND Ground 10 LED1# Add-in card to provide status indicators via LED devices that will provided by the system. 11 PERn3 PCIe RX Differential signal defined by the PCI Express M.2 sp 12 3.3V 3.3V source 13 PERp3 PCIe RX Differential signal defined by the PCI Express M.2 sp 14 3.3V 3.3V source 15 GND Ground 16 3.3V 3.3V source 17 PETn2 PCIe TX Differential signal defined by the PCI Express M.2 sp 18 3.3V 3.3V source 17 PETn2 PCIe TX Differential signal defined by the PCI Express M.2 sp 18 3.3V 3.3V source 19 PETp2 PCIe TX Differential signal defined by the PCI Express M.2 sp 18 Ground 19 PETp2 PCIe TX Differential signal defined by the PCI Express M.2 sp 20 NC No connect 21 GND Ground 22 NC No connect 21 GND Ground 22 NC No connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp 24 NC No connect 25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect 27 GND Ground 28 NC No connect 29 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 PERp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp 38 NC No connect			
7 PETp3 PCIe TX Differential signal defined by the PCI Express M.2 sp 8 NC No connect 9 GND Ground  Open drain, active low signal. These signals are used to allow add-in card to provide status indicators via LED devices that will provided by the system.  11 PERn3 PCIe RX Differential signal defined by the PCI Express M.2 sp 12 3.3V 3.3V source 13 PERp3 PCIe RX Differential signal defined by the PCI Express M.2 sp 14 3.3V 3.3V source 15 GND Ground 16 3.3V 3.3V source 17 PETn2 PCIe TX Differential signal defined by the PCI Express M.2 sp 18 3.3V 3.3V source 19 PETp2 PCIe TX Differential signal defined by the PCI Express M.2 sp 20 NC No connect 21 GND Ground 22 NC No Connect 22 NC No Connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp 24 NC No connect 25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect 27 GND Ground 28 NC No connect 29 PCIE RX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 21 GND Ground 22 NC No connect 23 PERn2 PCIE RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect 27 GND Ground 28 NC No connect 29 PCIE RX Differential signal defined by the PCI Express M.2 sp 31 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIE TX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp 38 NC No connect			
8 NC GND Ground  10 LED1# Open drain, active low signal. These signals are used to allow add-in card to provide status indicators via LED devices that will provided by the system.  11 PERn3 PCIe RX Differential signal defined by the PCI Express M.2 sp 12 3.3V SOURCE  13 PERp3 PCIe RX Differential signal defined by the PCI Express M.2 sp 14 3.3V 3.3V SOURCE  15 GND Ground  16 3.3V 3.3V SOURCE  17 PETn2 PCIE TX Differential signal defined by the PCI Express M.2 sp 18 3.3V SOURCE  19 PETp2 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp2 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp2 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp2 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PERp2 PCIE RX Differential signal defined by the PCI Express M.2 sp 19 PERp2 PCIE RX Differential signal defined by the PCI Express M.2 sp 19 PERp2 PCIE RX Differential signal defined by the PCI Express M.2 sp 19 PERp2 PCIE RX Differential signal defined by the PCI Express M.2 sp 19 PERp2 PCIE RX Differential signal defined by the PCI Express M.2 sp 19 PERp2 PCIE RX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 19 PETp1 PCIE RX Differential signal defined by the PCI Express M.2 sp 19 PCIE RX Differential signal defined by the PCI Express M.2 sp 19 PCIE			PCIe TX Differential signal defined by the PCI Express M.2 spec
9 GND Ground Open drain, active low signal. These signals are used to allow add-in card to provide status indicators via LED devices that will provided by the system.  11 PERn3 PCIe RX Differential signal defined by the PCI Express M.2 sp 3.3V source 12 3.3V 3.3V source 13 PERp3 PCIe RX Differential signal defined by the PCI Express M.2 sp 14 3.3V Ground 16 3.3V 3.3V source 15 GND Ground 16 3.3V 3.3V source 17 PETn2 PCIe TX Differential signal defined by the PCI Express M.2 sp 18 3.3V source 19 PETp2 PCIE TX Differential signal defined by the PCI Express M.2 sp 20 NC No connect 21 GND Ground 22 NC Round 22 NC No connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp No connect 24 NC No connect 25 PERp2 PCIE RX Differential signal defined by the PCI Express M.2 sp No connect 26 NC No connect 27 GND Ground 28 NC No connect. Reserve for GPIO WP customized 29 PETn1 PCIE TX Differential signal defined by the PCI Express M.2 sp No connect 29 PETn1 PCIE TX Differential signal defined by the PCI Express M.2 sp No connect 31 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp No connect 31 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIE TX Differential signal defined by the PCI Express M.2 sp No connect 36 NC No connect 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp No connect 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp No connect			
Den drain, active low signal. These signals are used to allow add-in card to provide status indicators via LED devices that will provided by the system.  PERN3 PCIe RX Differential signal defined by the PCI Express M.2 sp 3.3V source  PERp3 PCIe RX Differential signal defined by the PCI Express M.2 sp 3.3V source  PCIe RX Differential signal defined by the PCI Express M.2 sp 3.3V source  PCIE RX Differential signal defined by the PCI Express M.2 sp 3.3V source  PCIE TX Differential signal defined by the PCI Express M.2 sp 3.3V source  PCIE TX Differential signal defined by the PCI Express M.2 sp 3.3V source  PCIE TX Differential signal defined by the PCI Express M.2 sp No connect  PCIE TX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect  PCIE TX Differential signal defined by the PCI Express M.2 sp No connect  PCIE TX Differential signal defined by the PCI Express M.2 sp No connect  PCIE TX Differential signal defined by the PCI Express M.2 sp No connect  PCIE TX Differential signal defined by the PCI Express M.2 sp No connect  PCIE TX Differential signal defined by the PCI Express M.2 sp No connect  PCIE TX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect  PCIE RX Differential signal defined by the PCI Express M.2 sp No connect			
11			Open drain, active low signal. These signals are used to allow the add-in card to provide status indicators via LED devices that will be provided by the system.
12         3.3V         3.3V source           13         PERp3         PCle RX Differential signal defined by the PCI Express M.2 sp           14         3.3V         3.3V source           15         GND         Ground           16         3.3V         3.3V source           17         PETn2         PCle TX Differential signal defined by the PCI Express M.2 sp           18         3.3V         3.3V source           19         PETp2         PCle TX Differential signal defined by the PCI Express M.2 sp           20         NC         No connect           21         GND         Ground           22         NC         No connect           23         PERn2         PCle RX Differential signal defined by the PCI Express M.2 sp           24         NC         No connect           25         PERp2         PCle RX Differential signal defined by the PCI Express M.2 sp           26         NC         No connect           27         GND         Ground           28         NC         No connect           29         PETn1         PCle TX Differential signal defined by the PCI Express M.2 sp           30         NC         No connect           31         PETp1	11	PERn3	
13 PERp3 PCIe RX Differential signal defined by the PCI Express M.2 sp 14 3.3V 3.3V source 15 GND Ground 16 3.3V 3.3V source 17 PETn2 PCIe TX Differential signal defined by the PCI Express M.2 sp 18 3.3V 3.3V source 19 PETp2 PCIe TX Differential signal defined by the PCI Express M.2 sp 20 NC No connect 21 GND Ground 22 NC No connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp 24 NC No connect 25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect 27 GND Ground 28 NC No connect Reserve for GPIO WP customized 27 GND Ground 28 NC No connect 29 PETn1 PCIE TX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 PERp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp NO CONNECT NO CONN			
14         3.3V         3.3V source           15         GND         Ground           16         3.3V         3.3V source           17         PETn2         PCIe TX Differential signal defined by the PCI Express M.2 sp           18         3.3V         3.3V source           19         PETp2         PCIe TX Differential signal defined by the PCI Express M.2 sp           20         NC         No connect           21         GND         Ground           22         NC         No connect           23         PERn2         PCIe RX Differential signal defined by the PCI Express M.2 sp           24         NC         No connect           25         PERp2         PCIe RX Differential signal defined by the PCI Express M.2 sp           26         NC         No connect. Reserve for GPIO WP customized           27         GND         Ground           28         NC         No connect           29         PETn1         PCIe TX Differential signal defined by the PCI Express M.2 sp           30         NC         No connect           31         PETp1         PCIe TX Differential signal defined by the PCI Express M.2 sp           32         NC         No connect           33			
15         GND         Ground           16         3.3V         3.3V source           17         PETn2         PCIe TX Differential signal defined by the PCI Express M.2 sp           18         3.3V         3.3V source           19         PETp2         PCIe TX Differential signal defined by the PCI Express M.2 sp           20         NC         No connect           21         GND         Ground           22         NC         No connect           23         PERn2         PCIe RX Differential signal defined by the PCI Express M.2 sp           24         NC         No connect           25         PERp2         PCIe RX Differential signal defined by the PCI Express M.2 sp           26         NC         No connect           27         GND         Ground           28         NC         No connect           29         PETn1         PCIe TX Differential signal defined by the PCI Express M.2 sp           30         NC         No connect           31         PETp1         PCIe TX Differential signal defined by the PCI Express M.2 sp           32         NC         No connect           33         GND         Ground           NC         No connect <t< td=""><td></td><td></td><td></td></t<>			
16 3.3V 3.3V 3.3V source  17 PETn2 PCIe TX Differential signal defined by the PCI Express M.2 sp 18 3.3V 3.3V 3.3V source  19 PETp2 PCIe TX Differential signal defined by the PCI Express M.2 sp 20 NC No connect 21 GND Ground 22 NC No connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp 24 NC No connect 25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect. Reserve for GPIO WP customized 27 GND Ground 28 NC No connect 29 PETn1 PCIE TX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIE RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp No connect PCIE RX Differential signal defined by the PCI Express M.2 sp No connect No connect No connect No connect PCIE RX Differential signal defined by the PCI Express M.2 sp No connect PCIE RX Differential signal defined by the PCI Express M.2 sp No connect PCIE RX Differential signal defined by the PCI Express M.2 sp No connect			
17 PETn2 PCIe TX Differential signal defined by the PCI Express M.2 sp 18 3.3V 3.3V 3.3V source 19 PETp2 PCIe TX Differential signal defined by the PCI Express M.2 sp 20 NC No connect 21 GND Ground 22 NC No connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp 24 NC No connect 25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect. Reserve for GPIO WP customized 27 GND Ground 28 NC No connect 29 PETn1 PCIE TX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIE RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIE RX Differential signal defined by the PCI Express M.2 sp No connect			
18 3.3V 3.3V 3.3V source  19 PETp2 PCIe TX Differential signal defined by the PCI Express M.2 sp 20 NC No connect 21 GND Ground 22 NC No connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp 24 NC No connect 25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect Reserve for GPIO WP customized 27 GND Ground 28 NC No connect 29 PETn1 PCIe TX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp 38 NC No connect			
19 PETp2 PCIe TX Differential signal defined by the PCI Express M.2 sp 20 NC No connect 21 GND Ground 22 NC No connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp 24 NC No connect 25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect Reserve for GPIO WP customized 27 GND Ground 28 NC No connect 29 PETn1 PCIe TX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp No connect			• , ,
NC   No connect			
21 GND Ground 22 NC No connect 23 PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp 24 NC No connect 25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect. Reserve for GPIO WP customized 27 GND Ground 28 NC No connect 29 PETn1 PCIe TX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp NO CONNO CON		•	
NC   No connect			
PERn2 PCIe RX Differential signal defined by the PCI Express M.2 sp No connect PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp No connect. Reserve for GPIO WP customized Round Ro			
24NCNo connect25PERp2PCIe RX Differential signal defined by the PCI Express M.2 sp26NCNo connect. Reserve for GPIO WP customized27GNDGround28NCNo connect29PETn1PCIe TX Differential signal defined by the PCI Express M.2 sp30NCNo connect31PETp1PCIe TX Differential signal defined by the PCI Express M.2 sp32NCNo connect33GNDGround34NCNo connect35PERn1PCIe RX Differential signal defined by the PCI Express M.2 sp36NCNo connect37PERp1PCIe RX Differential signal defined by the PCI Express M.2 sp38NCNo connect			
25 PERp2 PCIe RX Differential signal defined by the PCI Express M.2 sp 26 NC No connect. Reserve for GPIO WP customized 27 GND Ground 28 NC No connect 29 PETn1 PCIe TX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp NO CONNO CO			
26 NC No connect. Reserve for GPIO WP customized  27 GND Ground  28 NC No connect  29 PETn1 PCIe TX Differential signal defined by the PCI Express M.2 sp  30 NC No connect  31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp  32 NC No connect  33 GND Ground  34 NC No connect  35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 sp  36 NC No connect  37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp  NO CONNECT			
27         GND         Ground           28         NC         No connect           29         PETn1         PCIe TX Differential signal defined by the PCI Express M.2 sp           30         NC         No connect           31         PETp1         PCIe TX Differential signal defined by the PCI Express M.2 sp           32         NC         No connect           33         GND         Ground           34         NC         No connect           35         PERn1         PCIe RX Differential signal defined by the PCI Express M.2 sp           36         NC         No connect           37         PERp1         PCIe RX Differential signal defined by the PCI Express M.2 sp           38         NC         No connect			
28NCNo connect29PETn1PCle TX Differential signal defined by the PCI Express M.2 sp30NCNo connect31PETp1PCle TX Differential signal defined by the PCI Express M.2 sp32NCNo connect33GNDGround34NCNo connect35PERn1PCle RX Differential signal defined by the PCI Express M.2 sp36NCNo connect37PERp1PCle RX Differential signal defined by the PCI Express M.2 sp38NCNo connect			
29 PETn1 PCIe TX Differential signal defined by the PCI Express M.2 sp 30 NC No connect 31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp NC No connect No connect			
30 NC No connect  31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect  33 GND Ground  34 NC No connect  35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 sp  36 NC No connect  37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp  NC No connect  NO connect  NO connect			
31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 sp 32 NC No connect 33 GND Ground 34 NC No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 sp 36 NC No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp 38 NC No connect			
32         NC         No connect           33         GND         Ground           34         NC         No connect           35         PERn1         PCle RX Differential signal defined by the PCI Express M.2 sp           36         NC         No connect           37         PERp1         PCle RX Differential signal defined by the PCI Express M.2 sp           38         NC         No connect			
33GNDGround34NCNo connect35PERn1PCIe RX Differential signal defined by the PCI Express M.2 sp36NCNo connect37PERp1PCIe RX Differential signal defined by the PCI Express M.2 sp38NCNo connect			
34NCNo connect35PERn1PCIe RX Differential signal defined by the PCI Express M.2 sp36NCNo connect37PERp1PCIe RX Differential signal defined by the PCI Express M.2 sp38NCNo connect			
35PERn1PCIe RX Differential signal defined by the PCI Express M.2 sp36NCNo connect37PERp1PCIe RX Differential signal defined by the PCI Express M.2 sp38NCNo connect			
36 NC No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp 38 NC No connect			
37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 sp 38 NC No connect			
38 NC No connect			
40 NC No connect			
			PCIe TX Differential signal defined by the PCI Express M.2 spec
42 NC No connect			
			PCIe TX Differential signal defined by the PCI Express M.2 spec
		•	Alert notification to master; Open Drain with pull-up on platform;
45 GND Ground	45	GND	



# **SQFlash**

# M.2 2242 PCIe/NVMe SSD 720-D

46	NC	No connect
47	PERn0	PCIe RX Differential signal defined by the PCI Express M.2 spec
48	NC	No connect
49	PERp0	PCIe RX Differential signal defined by the PCI Express M.2 spec
50	PERST#(I)(0/3.3V)	PE-Reset is a functional reset to the card as defined by the PCIe  Mini CEM specification.
51	GND	Ground
52	CLKREQ#(I/O)(0/3.3V)	Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Sub-states.
53	REFCLKn	PCIe Reference Clock signals (100 MHz) defined by the PCI Express M.2 spec.
54	PEWAKE#(I/O)(0/3.3V)	PCIe PME Wake. Open Drain with pull up on platform; Active Low.
55	REFCLKp	PCIe Reference Clock signals (100 MHz) defined by the PCI Express M.2 spec.
56	Reserved for MFG DATA	Manufacturing Data line. Used for SSD manufacturing only.  Not used in normal operation.  Pins should be left N/C in platform Socket.
57	GND	Ground
58	Reserved for MFG CLOCK	Manufacturing Clock line. Used for SSD manufacturing only.  Not used in normal operation.  Pins should be left N/C in platform Socket.
59	Module Key M	'
60	Module Key M	
61	Module Key M	
62	Module Key M	Module Key
63	Module Key M	Module Ney
64	Module Key M	
65	Module Key M	
66	Module Key M	
67	NC	No connect. Reserve for GPIO Erase customized
68	NC	No connect
69	NC	No connect
70	3.3V	3.3V source
71	GND	Ground
72	3.3V	3.3V source
73	GND	Ground
74	3.3V	3.3V source
75	GND	Ground

REV 1.9 Page 12 of 23 Jul. 09, 2024



### 6. NVMe Command List

#### ■ Admin commands

Opcode	Command Description	
00h	Delete I/O Submission Queue	
01h	Create I/O Submission Queue	
02h	Get Log Page	
04h	Delete I/O Completion Queue	
05h	Create I/O Completion Queue	
06h	Identify	
08h	Abort	
09h	Set Features	
0Ah	Get Features	
0Ch	Asynchronous Event Request	
0Dh	Namespace Management	
10h	Firmware Activate	
11h	Firmware Image Download	
14h	Device Self-test	
15h	Namespace Attachment	
18h	Keep Alive	
	NVM Command Set Specific	
80h	Format NVM	
81h	Security Send	
82h	Security Receive	
84h	Sanitize	

#### ■ NVM commands

Opcode	Command Description
00h	Flush
01h	Write
02h	Read
04h	Write Uncorrectable
05h	Compare
08h	Write Zeroes
09h	Dataset Management

REV 1.9 Page 13 of 23 Jul. 09, 2024



### 7. Identify Device Data

The Identity Device Data enables Host to receive parameter information from the device. The parameter words in the buffer have the arrangement and meanings defined in below table. All reserve bits or words are zero

■ Identify Controller Data Structure

Bytes	O/M	Description Description	Default Value
01:00	М	PCI Vendor ID (VID)	0x1987
03:02	М	PCI Subsystem Vendor ID (SSVID)	0x1987
23:04	М	Serial Number (SN)	SN
63:24	М	Model Number (MN)	Model Number
71:64	М	Firmware Revision (FR)	FW Name
72	М	Recommended Arbitration Burst (RAB)	0x01
75:73	М	IEEE OUI Identifier (IEEE)	Assigned by IEEE/RAC
76	0	Controller Multi-Path I/O and Namespace Sharing Capabilities (CMIC)	0x00
77	М	Maximum Data Transfer Size (MDTS)	0x09
79:78	М	Controller ID (CNTLID)	0x0000
83:80	М	Version (VER)	0x00010300
87:84	М	RTD3 Resume Latency (RTD3R)	0x124F80
91:88	М	RTD3 Entry Latency (RTD3E)	0x2191C0
95:92	М	Optional Asynchronous Events Supported (OAES)	0x00000100
99:96	М	Controller Attributes (CTRATT)	0x0000000
111:100	-	Reserved	0x00
127:112	0	FRU Globally Unique Identifier (FGUID)	0x00
239:128	-	Reserved	0x00
255:240	-	Refer to the NVMe Management Interface Specification for definition	0
257:256	М	Optional Admin Command Support (OACS)	0x001F
258	М	Abort Command Limit (ACL)	0x00
259	М	Asynchronous Event Request Limit (AERL)	0x03
260	М	Firmware Updates (FRMW)	0x12
261	М	Log Page Attributes (LPA)	0x0E
262	М	Error Log Page Entries (ELPE)	0x0F
263	М	Number of Power States Support (NPSS)	0x04
264	М	Admin Vendor Specific Command Configuration (AVSCC)	0x01
265	0	Autonomous Power State Transition Attributes	0x01



		(APSTA)	
		Warning Composite	
267:266	M	Temperature Threshold	0x155
		(WCTEMP)	
		Critical Composite	
269:268	M	Temperature Threshold	0x157
		(CCTEMP)	
074 070		Maximum Time for	0.0740
271:270	0	Firmware Activation	0x2710
		(MTFA)	
275:272	0	Host Memory Buffer Preferred Size (HMPRE)	0x0000000(HMB off)Depend on Disk Size(HMB on)
		Host Memory Buffer	
279:276	0	Minimum Size (HMMIN)	0x0000000(HMB off)Depend on Disk Size(HMB on)
		Total NVM Capacity	
295:280	0	(TNVMCAP)	non-zero
244.200		Unallocated NVM Capacity	0
311:296	0	(UNVMCAP)	0
315:312	0	Replay Protected Memory	0x0000000
313.312		Block Support (RPMBS)	0x0000000
317:316	0	Extended Device Self-test	0x001E
		Time (EDSTT)	*****
318	0	Device Self-test Options	0x01
		(DSTO) Firmware Update	
319	M	Granularity (FWUG)	0x4
321:320	М	Keep Alive Support (KAS)	0x0001
0211020		Host Controlled Thermal	0,0001
323:322	0	Management Attributes	1
		(HCTMA)	
		Minimum Thermal	
325:324	0	Management Temperature	0x111
		(MNTMT)	
227,226		Maximum Thermal	0v457
327:326	0	Management Temperature (MXTMT)	0x157
		Sanitize Capabilities	
331:328	0	(SANICAP)	0x0000006
511:316	-	Reserved	0
	•		Command Set Attributes
512	М	Submission Queue Entry	0x66
312	IVI	Size (SQES)	0,000
513	М	Completion Queue Entry	0x44
		Size (CQES)	
515:514	М	Maximum Outstanding	0
<u> </u>		Commands (MAXCMD)	
519:516	М	Number of Namespaces (NN)	0x00000001
		Optional NVM Command	
521:520	M	Support (ONCS)	0x005F
500 500	N 4	Fused Operation Support	
523:522	M	(FUSES)	0
524	М	Format NVM Attributes	0x01
524	IVI	(FNA)	0.01
525	М	Volatile Write Cache	0x01
		(VWC)	
527:526	M	Atomic Write Unit Normal	0x00FF

Specifications subject to change without notice, contact your sales representatives for the most update information.

REV 1.9 Page 15 of 23 Jul. 09, 2024



1				
		(AWUN)		
529:528	М	Atomic Write Unit Power	0x0000	
329.320	IVI	Fail (AWUPF)	0x0000	
		NVM Vendor Specific		
530	M	Command Configuration	0x01	
		(NVSCC)		
531	М	Reserved	0x00	
F00.F00	0	Atomic Compare & Write	0.,0000	
533:532	O	Unit (ACWU)	0x0000	
535:534	М	Reserved	0x0000	
539:536	0	SGL Support (SGLS)	0x000000000	
767:540	M	Reserved	0x00	
		10 (	Command Set Attributes	
2047:704	M	Reserved	0	
2079:2048	M	Power State 0 Descriptor	0x0081031600401C520000000000002580000025800000316	
2111:2080	0	Power State 1 Descriptor	0x0081031600401C5201010101000002580000025800000316	
2143:2112	0	Power State 2 Descriptor	0x0081031600401C5202020202000002580000025800000316	
2175:2144	0	Power State 3 Descriptor	0x0081031600401C5203030303000003E8000003E8030003E8	
2207:2176	0	Power State 4 Descriptor	0x0081031600401C5224040404000186A00000138803000032	
	-	(N/A)	0	
3071:3040	0	Power State 31 Descriptor	0	
Vendor Specific				
4095:3072	0	Vendor Specific (VS)	Vendor Reserved	

REV 1.9 Page 16 of 23 Jul. 09, 2024



■ Identify Namespace Data Structure & NVM Command Set Specific

Bytes	Description
7:0	Namespace Size (NSZE)
15:8	Namespace Capacity (NCAP)
23:16	Namespace Utilization (NUSE)
24	Namespace Features (NSFEAT)
25	Number of LBA Formats (NLBAF)
26	Formatted LBA Size (FLBAS)
27	Metadata Capabilities (MC)
28	End-to-end Data Protection Capabilities (DPC)
29	End-to-end Data Protection Type Settings (DPS)
30	Namespace Multi-path I/O and Namespace Sharing Capabilities (NMIC)
31	Reservation Capabilities (RESCAP)
32	Format Progress Indicator (FPI)
33	Deallocate Logical Block Features (DLFEAT)
35:34	Namespace Atomic Write Unit Normal (NAWUN)
37:36	Namespace Atomic Write Unit Power Fail (NAWUPF)
39:38	Namespace Atomic Compare & Write Unit (NAWWU)
41:40	Namespace Atomic Boundary Size Normal (NABSN)
43:42	Namespace Atomic Boundary Offset (NABO)
45:44	Namespace Atomic Boundary Size Power Fail (NABSPF)
47:46	Namespace Atomic Optimal IO Boundary (NOIOB)
63:48	NVM Capacity (NVMCAP)
103:64	Reserved
119:104	Namespace Globally Unique Identifier (NGUID)
127:120	IEEE Extended Unique Identifier (EUI64)
131:128	LBA Format 0 Support (LBAF0)
135:132	LBA Format 1 Support (LBAF1)
139:136	LBA Format 2 Support (LBAF2)
143:140	LBA Format 3 Support (LBAF3)
147:144	LBA Format 4 Support (LBAF4)
151:148	LBA Format 5 Support (LBAF5)
155:152	LBA Format 6 Support (LBAF6)
159:156	LBA Format 7 Support (LBAF7)
163:160	LBA Format 8 Support (LBAF8)
167:164	LBA Format 9 Support (LBAF9)
171:168	LBA Format 10 Support (LBAF10)
175:172	LBA Format 11 Support (LBAF11)
179:176	LBA Format 12 Support (LBAF12)
183:180	LBA Format 13 Support (LBAF13)
187:184	LBA Format 14 Support (LBAF14)
191:188	LBA Format 15 Support (LBAF15)
383:192	Reserved
4095:384	Vendor Specific (VS)

REV 1.9 Page 17 of 23 Jul. 09, 2024



■ List of Device Identification for Each Capacity

Capacity (GB)	Byte[7:0]: Namespace Size (NSZE)
128	EE7C2B0h
256	1DCF32B0h
512	3B9E12B0h
1024	773BD2B0h
2048	EE7752B0h



### 8. **SMART Attributes**

ID	ATTRIBUTE_NAME	Log Identifier	# of Bytes	Byte index	Unit
01h	Critical Warning	02h	1	[0]	-
02h	Composite Temperature	02h	2	[2:1]	°K
03h	Available Spare	02h	1	[3]	%
04h	Available Spare Threshold	02h	1	[4]	%
05h	Percentage Used	02h	1	[5]	%
06h-10h	Reserved	02h		[31:6]	
11h	Data Units Read	02h	16	[47:32]	1000 Sectors
12h	Data Units Written (Host Write)	02h	16	[63:48]	1000 Sectors
13h	Host Read Commands	02h	16	[79:64]	count
14h	Host Write Commands	02h	16	[95:80]	count
15h	Controller Busy Time	02h	16	[111:96]	mins
16h	Power Cycles	02h	16	[127:112]	count
17h	Power on Hours	02h	16	[143:128]	hours
18h	Unsafe Shutdowns	02h	16	[159:144]	count
19h	Media and Data Integrity Errors	02h	16	[175:160]	times
1Ah	Number of Error Information Log Entries	02h	16	[191:176]	count
1Bh	Warning Composite Temperature Time	02h	4	[195:192]	mins
1Ch	Critical Composite Temperature Time	02h	4	[199:196]	mins
1Dh	Temperature Sensor 1	02h	2	[201:200]	°K
1Eh	Temperature Sensor 2	02h	2	[203:202]	°K
1Fh	Temperature Sensor 3	02h	2	[205:204]	°K
20h	Temperature Sensor 4	02h	2	[207:206]	°K
21h	Temperature Sensor 5	02h	2	[209:208]	°K
22h	Temperature Sensor 6	02h	2	[211:210]	°K
23h	Temperature Sensor 7	02h	2	[213:212]	°K
24h	Temperature Sensor 8	02h	2	[215:214]	°K
25h	Thermal Management Temperature 1 Transition Count	02h	4	[219:216]	count
26h	Thermal Management Temperature 2 Transition Count	02h	4	[223:220]	count
27h	Total Time for Thermal Management Temperature 1:	02h	4	[227:224]	Second
28h	Total Time for Thermal Management Temperature 2:	02h	4	[231:228]	Second
29h-4Fh	Reserved	02h		[511:232]	
50h	Flash Read Sector	C0h	8	[7:0]	sector
51h	Flash Write Sector	C0h	8	[15:8]	sector
52h	UNC Error	C0h	8	[23:16]	count
53h	PHY Error	C0h	4	[27:24]	count
54h	Early Bad Block	C0h	4	[31:28]	count
55h	Later Bad Block	C0h	4	[35:32]	count



56h	Max Erase Count	C0h	4	[39:36]	count
57h	Average Erase Count	C0h	4	[43:40]	count
58h	Current Percent Spares	C0h	8	[51:44]	%
59h	Current Temperature	C0h	2	[53:52]	°K
5Ah	Lowest Temperature	C0h	2	[55:54]	°K
5Bh	Highest Temperature	C0h	2	[57:56]	°K
5Ch	Current Controller Temperature	C0h	2	[61:60]	°K
5Dh	Spare Blocks	C0h	2	[63:62]	count

REV 1.9 Page 20 of 23 Jul. 09, 2024



### **System Power Consumption**

### **■** Supply Voltage

Parameter	Rating		
Voltage	3.3V ± 5%		
Current	1.5A		

#### **■** Power Consumption

(mW)		Read	Write	Idle
	128 GB	2,000	1,600	900
0D TI 0	256 GB	3,000	2,200	900
3D TLC (BiCS5)	512 GB	3,100	3,000	900
	1 TB	3,300	3,200	900
	2 TB	3,500	3,400	900

(mW)		Read	Write	Idle
	32 GB	1,950	1,600	900
0D -TI 0	64 GB	3,000	2,250	900
3D sTLC (BiCS5)	128 GB	3,200	3,100	900
(BIC33)	256 GB	3,400	3,300	900
	512 GB	3,600	3,550	900

<sup>1.</sup> Use CrystalDiskMark 6.0.0 with the setting of 1GB. Sequentially read and write the disk for 5 times, and measure power consumption during sequential Read [1/5]~[5/5] or sequential Write [1/5]~[5/5]

**REV 1.9** Page 21 of 23 Jul. 09, 2024


<sup>2.</sup> Power Consumption may differ according to flash configuration and platform.

<sup>3.</sup> The measured power voltage is 3.3V.



### 10. Physical Dimension

M.2 2242 (M key) PCIe/NVMe SSD (Unit: mm)





### **Appendix: Part Number Table**

#### 3D TLC

Product	Advantech PN
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 128G 3D TLC BiCS5 (0~70°C)	SQF-C4MV2-128GDEDC
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 256G 3D TLC BiCS5 (0~70°C)	SQF-C4MV2-256GDEDC
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 512G 3D TLC BiCS5 (0~70°C)	SQF-C4MV2-512GDEDC
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 1T 3D TLC BiCS5 (0~70°C)	SQF-C4MV4-1TDEDC
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 2T 3D TLC BiCS5 (0~70°C)	SQF-C4MV4-2TDEDC
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 128G 3D TLC BiCS5 (-20~85°C)	SQF-C4MV2-128GDEDM
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 256G 3D TLC BiCS5 (-20~85°C)	SQF-C4MV2-256GDEDM
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 512G 3D TLC BiCS5 (-20~85°C)	SQF-C4MV2-512GDEDM
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 1T 3D TLC BiCS5 (-20~85°C)	SQF-C4MV4-1TDEDM
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 2T 3D TLC BiCS5 (-20~85°C)	SQF-C4MV4-2TDEDM
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 128G 3D TLC BiCS5 (-40~85°C)	SQF-C4MV2-128GDEDE
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 256G 3D TLC BiCS5 (-40~85°C)	SQF-C4MV2-256GDEDE
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 512G 3D TLC BiCS5 (-40~85°C)	SQF-C4MV2-512GDEDE
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 1T 3D TLC BiCS5 (-40~85°C)	SQF-C4MV4-1TDEDE
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 2T 3D TLC BiCS5 (-40~85°C)	SQF-C4MV4-2TDEDE

### 3D sTLC

Product	Advantech PN
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 32G 3D sTLC BiCS5 (0~70°C)	SQF-C4MZ2-32GDEDC
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 64G 3D sTLC BiCS5 (0~70°C)	SQF-C4MZ2-64GDEDC
SQF 720-D PCle/NVMe M.2 2242 (M Key) 128G 3D sTLC BiCS5 (0~70°C)	SQF-C4MZ2-128GDEDC
SQF 720-D PCle/NVMe M.2 2242 (M Key) 256G 3D sTLC BiCS5 (0~70°C)	SQF-C4MZ4-256GDEDC
SQF 720-D PCle/NVMe M.2 2242 (M Key) 512G 3D sTLC BiCS5 (0~70°C)	SQF-C4MZ4-512GDEDC
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 32G 3D sTLC BiCS5 (-40~85°C)	SQF-C4MZ2-32GDEDE
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 64G 3D sTLC BiCS5 (-40~85°C)	SQF-C4MZ2-64GDEDE
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 128G 3D sTLC BiCS5 (-40~85°C)	SQF-C4MZ2-128GDEDE
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 256G 3D sTLC BiCS5 (-40~85°C)	SQF-C4MZ4-256GDEDE
SQF 720-D PCIe/NVMe M.2 2242 (M Key) 512G 3D sTLC BiCS5 (-40~85°C)	SQF-C4MZ4-512GDEDE

REV 1.9 Page 23 of 23 Jul. 09, 2024